Abstract-This paper discusses improvements to a lateral bipolar device capable of integration into the existing CMOS process flow. With the help of simulations, we demonstrate that the emitter transit time limits the cutoff frequency of a lateral bipolar device. We show that with the introduction of a heterojunction and a partially depleted base, we can decrease the emitter transit time and increase the current gain and the cutoff frequency ( f t ) of the device. For a balanced design, our simulations indicate an n-p-n device with an f t of 812 GHz and an f max of 1.08 THz; and a p-n-p device with an f t of 635 GHz and an f max of 1.15 THz. The collector current at cutoff frequency for both n-p-n and p-n-p devices is ∼0.03 mA-roughly 100 times lower than commercial vertical heterojunction bipolar transistors.
I. INTRODUCTION
A PPLICATIONS, such as networking and optical communications, have constantly been driving the speed of SiGe heterojunction bipolar transistor (HBT) technology [1] . Current commercial SiGe technology is capable of cutoff frequencies as high as 300 GHz. Recently, Ning and Cai [2] proposed a lateral bipolar device in silicon that is capable of being integrated into an existing CMOS process flow and can achieve very high cutoff frequencies with proper scaling. In this paper, with the aid of TCAD simulations, we discuss improvements involving the introduction of heterojunctions and changes in the doping profile to the lateral bipolar device. n-p-n and p-n-p devices that we simulated suggest a cutoff frequency in excess of 812 and 635 GHz, respectively. The device design was analyzed by performing 1-D and 2-D simulations before being further optimized in 3-D. Device simulators used in this paper are Medici and Sentaurus. The simulators were configured to include all S. Raman, P. Sharma, M. R. LeRoy, R. Clarke, and J. F. McDonald are with the Center for Integrated Electronics, Rensselaer Polytechnic Institute, Troy, NY 12180 USA (e-mail: ramans2@rpi.edu; sharmp3@rpi.edu; leroym2@rpi.edu; clarkr6@rpi.edu; mcdonald@ecse.rpi.edu).
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Digital Object Identifier 10.1109/TED.2015.2438819 known physical effects. The implemented hydrodynamic set of equations solves the standard drift-diffusion set of equations, and then additionally solves energy balance equations for the minority carrier. The solution of the energy balance equations makes it possible to determine the carrier temperature inside the device, which in turn enables the accurate modeling of parameters such as mobility. In addition to the hydrodynamic set of equations, the increase in lattice temperature due to current flow and recombination of carriers, i.e., self-heating, is obtained by solving the lattice heat equations. For the carrier dynamics to be modeled accurately, the solution to all the equations is self-consistent and is fully coupled with each other. The mobility models used for simulations consider both the low-field and high-field transports. Philips unified model [6] , [7] is used to account for low-field mobility. A high-field mobility model is used in conjunction with this model that accounts for velocity saturation at high fields, where the carriers experience local heating in the high, rapidly varying electric fields. The Slotboom bandgap narrowing model [8] , the concentration-dependent Shockley-Read-Hall model, and the Auger recombination models are included in our simulations to account for excess carrier recombination and the heavy doping effects throughout the device.
II. DEVICE STRUCTURE
The device discussed in this paper is symmetrical, i.e., the emitter and collector regions of the device are identical in geometry and doping.
Such a device operates equally fast in forward and reverse active modes, thereby facilitating adoption in an integrated injection logic. For the balanced design discussed in this paper, the width of the emitter (W E ) and collector (W C ) is fixed to 33 nm. The metallurgical width of the base (W B ) is 32 nm. The length of the emitter (L E ), and the device, is 100 nm. The thickness of the box oxide (T ox ) and the thickness of the substrate (T sub ) are 20 nm. This device has a partially depleted base to improve the performance of the transistor [3] . In such a device, a quasi-neutral base is nonexistent under zero bias conditions. When a bias is applied to the device, a very small quasi-neutral base is formed due to the thinning of the depletion regions at both junctions. In the absence of a quasineutral base, the collector current is controlled by the E-B barrier height. Under bias conditions that allow for the formation of a quasi-neutral base, the collector current is dependent 0018-9383 © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
See http://www.ieee.org/publications_standards/publications/rights/index.html for more information. on the width of the base. Such a device has significantly higher current gain, especially at lower bias points [3] . In [3] , a lateral bipolar junction transistor with partially depleted base is shown for realizing very high ON-currents. In our design, however, we find a strong enhancement of f t at low collector current densities. Current gain of the device, as will be discussed in this paper, is critical to improving the limiting components of the minority carrier transit time.
As the bulk thickness of the device (T si ) is increased, the high-injection point for the device is pushed to increasingly higher current values resulting in an increased cutoff frequency. However, T si is directly related to the base resistance of the device, and any increase in bulk thickness consequently degrades f max . The optimized design discussed in this paper has a T si of 20 nm. This is consistent with current CMOS Silicon on Insulator (SOI) technology with silicon thickness of 20-60 nm. An extrinsic base, 5 nm in height and 30 nm in width, sits on top of the base. The extrinsic base is degenerately doped in an effort to reduce the base resistance. The resistance of the extrinsic base is self-consistently modeled into the simulations, with the resistivity in the optimized device being ∼20 · μm. This value is within the range of extrinsic base resistance discussed in a prior silicon device in [2] . Two 5-nm oxide spacers are placed on either side to avoid contact with the emitter and the collector. The base contact is on top of the extrinsic base. Fig. 1 shows a model of the device. The emitter and collector contacts are on the sides of the device, and are made in a standard silicide process. The resistance of each of the contacts is assumed to be 50 each. This value is a very conservative estimate, given that the contact resistivity of the comparable contacts in the modern CMOS technology measures ∼1 × 10 −8 · cm 2 [11] , keeping in line with the measured results from [2] . The parasitic capacitances (base-emitter, base-collector, and fringing) are accounted for self-consistently by the simulator. The fringing capacitance observed in our simulations measure ∼0.1 fF/μm. This is consistent with the assumptions made in [2] . The substrate contact is at the bottom of the device. The doping of the emitter and collector is 4 × 10 20 cm −3 . The substrate doping is 3 × 10 17 cm −3 . The doping of the base is 3 × 10 18 cm −3 . A constant germanium molar fraction of 0.2 is modeled without Ge profile optimization throughout the base because of the presumed process limitation of laterally grading Ge deposition. However, if Ge profile optimizations, such as a graded base, were feasible, field assist would further improve the cutoff frequency of the device significantly [4] .
Three thermal paths in parallel exist from the three contacts through the box oxide and toward the substrate. A heat path from the substrate to an ambient heat reservoir exists through a small heat sink resistance. The effective thermal resistance is approximately the parallel of these three paths added in series with the thermal resistance of the heat sink [17] . In addition, parallel heat loss paths exist through the metallization stack sitting above the device. For the first-order effects of self-heating, the contribution of heat loss through the metallization stack is quite small as noted in [17] . Simulations discussed in this paper, therefore, utilize a conservative approach and only focus on the intrinsic thermal resistance of the device, which means it is assumed that all the heat loss is through the substrate. One strategy for mitigating some of the thermal resistance of the device is by fabricating metal pillars in contact with the emitter, the extrinsic base, and the collector. These pillars could carry away the heat generated in the semiconductor regions. In defining the thermal boundaries for the simulated device, a thermal electrode is attached, which runs along the bottom of the device, and is connected to the device through a thermal resistance of 1 K/W to simulate an imperfect heat sink [18] . The thermal electrode is assumed to be sinking the heat to an ambient temperature of 300 K. Homogeneous Neumann boundary conditions are used at all boundaries that are not connected to a thermal electrode. The lattice temperature calculations consider the degraded thermal conductivity of thin layers due to the increased phononboundary scattering rate, which is a consequence of the small separation between the boundary layers. The model used accounts for the scattering and the subsequent energy transfer between the carriers and the phonons. The thermal conductivity of the thin-film silicon in our simulation is ∼28 WK −1 m −1 , which is in agreement with [12] . For an emitter current density of 20 mA/μm 2 , the junction temperature changes by ∼4.78 K for 0.2 mW. The thermal resistance of the device in our simulation is observed at ∼24 K/mW. This value is consistent with projections from the measurements of larger SOI bipolar devices in [14] and [15] . Due to the smaller dimensions of the simulated device and the thin-film materials, the thermal resistance value is higher than the measured thermal resistance of larger SOI bipolar devices. The device exhibits considerably higher thermal resistance than IBM's bulk SiGe HBT process at 0.13-μm node that has a measured thermal resistance value of ∼10 K/mW [13] . Even after accounting for the increase in thermal resistance by scaling, it is clear that the box-oxide layer contributes significantly to the thermal resistance of the device.
III. INTEGRATION WITH CMOS PROCESS
Fabrication of the lateral bipolar device is compatible with standard SOI CMOS processes with minimal modifications. One such potentially suitable process flow will be detailed in this section. The process is shown in Fig. 2 . The main deviation from standard CMOS process flow is in the fabrication of the SiGe base to form the heterojunctions. However, this step will not require additional mask plates, which is a major component of process cost and feasibility. It is to be noted that additional exposure steps may be required to fully integrate the device into a BiCMOS process, which would result in added cost. In addition, the SiGe base is formed in the very first step and the wafer will not have to be diverted at any point in the subsequent standard SOI process. Germanium condensation is suggested as a potential technique for the formation of the SiGe base. Condensation has been successfully used in the formation of high quality SiGe with a germanium molar fraction of 0.3 [10] . Germanium content in the base of the optimized device discussed in this paper (20%) falls well within the capability of this process. The process starts by patterning the base region on an SOI wafer. Low-quality SiGe is then deposited on top of the base by a CVD process. This SiGe layer is then oxidized, and the germanium rejected from SiO 2 is driven into the base region, forming a SiGe base with an excellent crystallinity. It has to be noted that Ge diffusion profile in the base following this process will not be uniform, especially with increasing T si /W B ratio. For a more vertical junction profile, the possibility of Ge ion implantation to form the SiGe base could be explored. Ion implantation studies seem to indicate that it is possible to fabricate a more homogenous SiGe region, up to 33% Ge, by ion implantation into the SOI [16] . Implantation could cause additional defects and attention has to be given to reduce the defects from the ion implantation to an acceptable degree with subsequent anneal steps. Such techniques could potentially also be used to laterally grade the Ge profile in the base, resulting in the field assist for carrier transport. Our simulations, however, use a constant Ge molarity in the base. For the next step, the oxide is stripped away and the base implanted with the necessary dopant concentration. This step is analogous to the well implant in a CMOS process. This is followed by standard rapid annealing. The extrinsic base is then formed by depositing polysilicon on top of the base, which is done in the step where the gate electrode would have been deposited in a CMOS process. Following this, the wafer is patterned for the emitter and collector implant, the same way as the source and the drain are formed in CMOS. This implant Fig. 3 .
Comparison of forward Gummel plot modeled device and the measured data in [2] . is once again followed by rapid annealing and then followed by contact formation by depositing silicide. In our simulations, the contacts are on the sidewall as an idealization for simulation purposes only. In CMOS compatible processes, the silicide contact would be formed on the top, hence the use of spacers in the device structure. The contact resistance, however, has been carefully matched with typical silicide contact resistances that can be expected from standard CMOS processes.
IV. CALIBRATION AND TRANSIT TIME ANALYSIS
To calibrate our simulations against measured data presented in [2] , we modeled and roughly matched for good accuracy the Gummel plots for a lateral bipolar transistor with a metallurgical base width of 98 nm, as shown in Fig. 3 . The emitter and collector contact resistances are 450 each. The extrinsic base resistance is 400 . The base doping is 5 × 10 18 cm −3 . The cutoff frequency of this device is ∼100 GHz. In addition, in the absence of silicon ac measurements, we compared our simulations to f t projections made in [2] . The device has a thickness of 20 nm, the base doping of 5 × 10 18 cm −3 , the emitter and collector contact resistances of 100 , and the base extrinsic resistance of 50 . The base width is varied from 100 to 47.5 nm. As shown in Fig. 4 , our simulations indicate a match within 50 GHz of the projections.
To be relevant to the applications we are interested in, we further reduced the base width of the device to improve the f t . Our simulations match the predicted projections of the cutoff frequency made in [2] as we decreased the base width. We modeled a device with 33-nm base width and a bulk thickness of 60 nm, which has a cutoff frequency of 400 GHz. The delay time or the transit time of the minority carriers from the emitter to the collector determines the cutoff frequency of the device. The transit time components of this device were analyzed to understand the factors limiting the cutoff frequency. The forward transit time (T f ) is the sum of the Fig. 4 .
Comparison of base width versus f t between simulations and projections from [2] .
emitter transit time (T e ), base transit time (T b ), and the delay times through the space-charge regions at both the junctions (T be and T bc ). T b , T be , and T bc are the functions of the width of the corresponding regions traversed and the saturation velocity of the carrier. They are given by
where ν sat is the saturation velocity and D is the diffusion coefficient of the carrier. T e is of particular interest in this device and is given by
T e has an inverse relationship with the current gain of the device. The device exhibited a low current gain, of ∼35. Delay by the capacitances at the base-emitter and base-collector junctions are represented by T 1 and T 2 . The f t of the device has an inverse relationship with the sum of T f , T 1 , and T 2 , given by
The transit time components are calculated using (1)- (4). The parameters in the equations were extracted directly during the simulation runtime. The simulator plugs the extracted values into (1)- (4) and plots the transit time. The value of W B (effective width of the base) is the width of the quasi-neutral base, which is extracted by subtracting the width of the depletion region on the base side at both the junctions from the metallurgical width of the base. The edge of the depletion region is defined as the boundary, where the majority carrier concentration equals half of the net impurity concentration. The value of the effective width of the emitter (W E ) is similarly extracted by subtracting the depletion width on the emitter side from the metallurgical width of the emitter. The diffusion coefficient is calculated from the local conditions at the boundary, because the coefficient is temperature and mobility dependent. It is defined as
where k is the Boltzmann constant, T is the temperature, q is the charge of the carrier, and μ is the mobility of the carrier. The value of ν sat is also calculated consistent with the local conditions. From the high-field mobility models, we used for our simulations we know that the saturation velocity of the carriers is
cm/sec.
The width of the quasi-neutral region, the depletion regions, and the emitter are modulated by the junction voltages V BE and V BC . For our simulation, the biasing conditions at the terminals are as follows: 1) the collector voltage is kept constant at 1 V; 2) the base terminal voltage is kept constant at 0 V; and 3) the emitter terminal voltage is swept from −0.4 to −1.1 V in the steps of −0.02 V (for the n-p-n device; opposite polarity for p-n-p). In addition, at each bias point, an ac small-signal analysis is performed and the small signal parameters of the device are extracted. At each bias point, the coupled device equations (hydrodynamic and lattice equations) are solved, resulting in the solution of the internal junction voltage V BE and V BC . The forward current gain, beta, of the device is similarly calculated at each bias point. Fig. 5 shows the various transit time components. T t is 1/ f t or the sum of the transit time components multiplied by 2π. As can be seen from the plot, with increasing bias, and decreasing current gain, T f (pink) begins to follow T e (cyan) even as the other components of the transit time fall.
V. LATERAL HETEROJUNCTION AND PARTIALLY DEPLETED BASE
In this paper, we discuss and demonstrate by simulation two strategies to improve the transit time-namely, introduction of heterojunctions and a partially depleted base. We then compare this new device to the reported conventional lateral device to quantify the performance improvement. The current gain of the device maintains an exponential relationship with the energy band difference between the emitter and the base. Therefore, in the absence of Ge profile grading, the advantage of the SiGe base is primarily the improvement in current gain and its consequent reduction in the emitter transit time. However, with a SiGe base, the high-injection barrier effects at both the junctions will be more severe, leading to an increase in the base transit time [5] . The reduction in the emitter transit time is significant enough to sufficiently compensate for the increase in the base transit time. Our simulations varied the doping of the SiGe base, while keeping the metallurgical base width constant such that the device went from having a nonzero quasi-neutral base to having a partially depleted base. Simulations confirm that the current gain is further increased with a partially depleted base. This in turn once again increases the cutoff frequency. The corresponding increase in the current gain is shown in Fig. 6 .
For a metallurgical base width of 32 nm and T si of 20 nm, the cutoff frequency of the device increases from ∼200 to 812 GHz by changing the base doping from 2 × 10 19 cm −3 (conventional) to 3 × 10 18 cm −3 (partially depleted). The collector current stays about 0.03 mA in both cases. Reduced doping in the base of the partially depleted device, however, increases the intrinsic base resistance R bi and decreases the f max of the device. The intrinsic resistance of the base is related to the bulk thickness by the relation
f t of the device rolls off at the high-injection point when the minority carrier charge density being injected from the emitter is comparable or in excess of the base doping density. For a fixed current, when the thickness of the device is increased, this minority carrier charge density is decreased. Hence, the onset of high injection takes place at a higher absolute value of current for a device with a larger T si . While increasing T si improves the peak cutoff frequency of the device by shifting the high-injection point to a higher current level, as shown in Fig. 7 , it decreases f max of the device from the resulting increase in the base resistance. A device with T si of 100 nm and base width of 22 nm has an f t of over 3 THz. Similarly, a reduced metallurgical base width results in the reduced base transit time and the increased f t at the cost of higher base resistance and lower f max . An additional factor, which affects the performance of the device, is the lattice temperature. The increased lattice temperature affects the carrier transport in several ways. An increase in the lattice temperature results in a reduction of collector current. The mobility of the carriers is reduced with increasing the lattice temperature because of an increase in scattering events. The saturation velocity of the carrier therefore decreases with increasing temperature in accordance to (7) . The bandgap of the materials is dependent on the temperature. A higher lattice temperature reduces the forward current gain of the device, and consequently increases the emitter transit time of the device. Since the box oxide thickness in the SOI device contributes significantly to the thermal resistance of the device, we plot the cutoff frequency of the device with different values of T ox , as shown in Fig. 8 . A proposed balanced device has a base width of 32 nm, a bulk thickness of 20 nm, and an emitter length of 100 nm. Emitter and collector contact resistances are fixed at 50 each. As shown in Fig. 9 , the peak f t of the n-p-n device is 812 GHz and of the p-n-p device 635 GHz. The f max of the n-p-n device is 1.08 THz and of the p-n-p device 1.15 THz. The collector current at peak f t for the n-p-n and the p-n-p devices are 0.03 and 0.025 mA, respectively. For the applications that require an f t of less than about 100 GHz, the conventionally doped base device offers even lower collector current levels that may be attractive for low-power applications. Fig. 10 shows the sensitivity of the f t curve to the value of the contact resistance. The Gummel plot of the device at V BC = 0 V is shown in Fig. 11 . The total collector current of these devices is two orders of magnitude lower than the latest vertical HBTs [9] , translating to roughly 100 times reduction in power consumption at over twice the speed.
VI. CONCLUSION
Our simulations indicate that a lateral bipolar transistor with a partially depleted SiGe base would offer the cutoff frequencies in excess of 812 GHz for an n-p-n device and 635 GHz for a p-n-p device. Extremely fast complimentary devices capable of being integrated with CMOS open the doorway to complementary bipolar logic and several circuit design opportunities in high-speed memory and logic design. The device operates at a collector current 100 times lower than vertical HBTs [9] , thereby addressing concerns about power consumption.
